VLSI Design of Data Processing Architecture for Wireless Sensor Nodes

S.Kawya, S.Vignesh Kumar

Abstract—Sensor network processors introduce an unprecedented level of compact and portable computing. Sensor processors have a wide variety of applications in medical monitoring, environmental sensing, industrial inspection, and military surveillance. Despite efforts to design suitable processors for these systems, there is no well-defined method to evaluate their performance and energy consumption. Most of the WSNs are energy scavenging, so it is very important to design low power consuming sensor networks. The goal of this paper is to design an ultralow-energy WSN digital signal processor by further exploiting the efficient data processing architecture. Using binary folded tree and using modified unit, the data processing is carried out. By using the processing elements effectively, the energy consumption can be decreased by 75% rather than using the normal binary tree. The design exploits the fact that many data processing algorithms for WSN applications can be described using parallel-prefix operations, introducing the much needed flexibility.

Keywords: Sensor network processors, medical monitoring, military surveillance, data processing algorithms.

I. INTRODUCTION

A wireless sensor networks distributed autonomous sensors to track physical or environmental conditions, such as temperature, sound, pressure, etc. and to cooperatively pass their data through the network to a main location. The development of wireless sensor networks was motivated by military applications such as battlefield surveillance; today such networks are used in many industrial and consumer applications, such as industrial process monitoring and control, machine health monitoring, and so on. The WSN is built of "nodes" – from a few to several hundreds or even thousands, where each node is connected to one (or sometimes several) sensors. Each such sensor network node has several parts: a radio transceiver with an internal antenna or connection to an external antenna, a microcontroller, an electronic circuit for interfacing with the sensors and an energy source, usually a battery or an embedded form of energy harvesting.

II. CHARACTERISTICS OF WSNS AND RELATED REQUIREMENTS FOR PROCESSING

Several specific characteristics, unique to WSNs, need to be considered when designing a data processor architecture for WSNs.

I. Data-Driven

WSN applications are all about sensing data in an environment and translating this into useful information for the end-user. So virtually all WSN application are characterized by local processing of the sensed data.

II. Many-to-Few

Since radio transmissions are very expensive in terms of energy, they must be kept to a minimum in order to extend node lifetime. Data communication must be traded for on-the-node computation to save energy, so many sensor readings can be reduced to a few useful data values.

III. Application-Specific

A “one-size-fits-all” solution does not exist since a general purpose processor is far too power hungry for the sensor node’s limited energy budget. ASICs, on the other hand, are more energy efficient but lack the flexibility to facilitate many different applications.

IV. Minimize Memory Access

Modern micro-controllers(MCU) are based on the principles of a divide-and-conquer strategy of ultra-fast processors on the one hand and arbitrary complex programs on the other hand. But due to this generic approach, algorithms are deemed to spend up to 40–60% of the time in accessing memory, making it a bottleneck. In addition, the lack of task-specific operations leads to inefficient execution, which results in longer algorithms and significant memory book keeping.

V. Combine Data Flow and Control Flow Principles

To manage the data stream (to/from data memory) and the instruction stream (from program memory) in the core functional unit, two approaches exist. Under control flow, the data stream is a consequence of the instruction stream, while under data flow the instruction stream is a consequence of the data stream. To more or less choose the order of execution.

III. PROPOSED APPROACH

In the existing system, they used binary tree for the data processing. The binary tree is folded to form a binary folded tree for the reuse of processing elements. In the digital design world, prefix operations are best known for their application in the class of carry look-ahead adders. The addition of two inputs A and B in this case consists of three stages. A bitwise propagate-generate(PG) logic stage, a group of logic stage,
and a sum stage. The output of bitwise PG stage is given below.

\[ P_i = A_i \oplus B_i, \quad G_i = A_i \cdot B_i \]

Group PG logic stage, which implements the following expression.

\[ (P_i, G_i)(P_{i+1}, G_{i+1}) = (P_i \cdot P_{i+1}, G_i + P_i \cdot G_{i+1}) \]

3.1 PREFIX ALGORITHM

Prefix operations can be calculated in a number of ways, but we chose the binary tree approach because its flow matches the desired on-the-node data aggregation. This can be visualized as a binary tree of processing elements (PEs) across which input data flows from the leaves to the root. This topology will form the fixed part of our approach, but in order to serve multiple applications, flexibility is also required.

To reduce the power consumption further, the PEs must be used more optimized. Through some architectural changes, the power can be reduced further.

The tree-based data flow will, therefore, be executed on a data path of programmable PEs, which provides this flexibility together with the parallel prefix concept.

In prefix algorithm, two phases are used.
- Trunk phase
- Twig phase

3.1.1 Trunk phase

In the trunk phase the left value \( L \) is saved locally as \( L_{\text{save}} \) and it is added to the right value \( R \), which is passed on toward the root as shown in fig 3.1(a). This continues until the parallel prefix element 15 is found at the root. Note that each time, a store and calculate operation is executed.

3.1.2 Twig phase

The twig phase starts, during which data moves in the opposite direction, from the root to the leaves as shown in fig 3.1(b). Now the incoming value, beginning with the sum identity element 0 at the root, is passed to the left child, while it is also added to the previously saved \( L_{\text{save}} \) and passed to the right child. In the end, the reduced prefix set is found at the leaves.

3.2 FOLDED TREE

The idea presented here is to fold the tree back onto itself to maximally reuse the PEs. In doing so, \( p \) becomes proportional to \( n/2 \) and the area is cut in half. Note that also the interconnect is reduced. This newly proposed folded tree topology is depicted on the right, which is functionally equivalent to the binary tree on the left as shown in fig 3.2.
PE3 and PE4 have to store multiple Lsave values. PE4 must keep three: Lsave0 through Lsave2, while PE3 keeps two: Lsave0 and Lsave1. PE1 and PE2 each only keep one: Lsave0. This has implications toward the code implementation of the trunk phase on the folded tree as shown next.

The PE program for the prefix-sum trunk-phase is shown in fig 5.1(a).

FIG 5.1(a) Trunk phase

The trunk-phase PE program here has three instructions, which are identical, apart from the different RF addresses that are used.

Now, the twig-phase is considered using Fig. 3.3(b). The tree operates in the opposite direction, so an incoming value (annotated as S) enters the PE through its O port. Following Blelloch’s approach, S is passed to the left and the sum S + Lsave is passed to the right. The way the PEs are activated during the twig-phase again influences how the programming of the folded tree must happen.

To explain this, each stage of the twig-phase are shown separately to better see how each PE is activated during the twig-phase and for how many stages. First, an incoming value (in this case the identity element S2) is passed to the left. Then it is added to the previously (from the trunk-phase) stored Lsave2 value and passed to the right. PE4-instruction 1 will both pass the sum Lsave2 + S2 = S1 to the right (= itself) and pass this S1 also the left toward PE3.

FIG 3.3(b) Twig phase

In this way the PEs are working. Thus the datas get processed in DPs and the outputs are produced.

VI. RESULTS AND CONCLUSIONS

This paper presented the folded tree architecture of a digital signal processor for WSN applications. The design exploits the fact that many data processing algorithms for WSN applications can be described using parallel-prefix operations, introducing the much needed flexibility.

Energy is saved because of the following:

1) limiting the data set by pre-processing with parallel-prefix operations;
2) the reuse of the binary tree as a folded tree; and
3) the combination of data flow and control flow elements to introduce a local distributed memory, which removes the memory bottleneck while retaining sufficient flexibility.

The simulation results are shown in below.

Future enhancement

The future Scope of this project is at the end of architecture router is included. It is used to reduce the delay as well as congestion. Also the novel architectures could be found for the complex data processing.

REFERENCES