

# A Survey on Low Power Clock Distribution Networks Using Flip Flops

Sasikala.C, P.Ramalakshmi

**Abstract**— In this paper we discuss about various low power clock distributions with an example. Many papers are taken for the survey and its advantages and disadvantages are discussed. In particular one to many clock distributions are discussed.

**Keywords**— Clock distribution network, Flip-flop, Low power consumption.

## I. INTRODUCTION

Power is a primary concern in all sort of circuits. Clock distribution networks are essential element of a synchronous and non-synchronous digital circuit and a significant power consumer. Low-power design has become quite critical in synchronous application. Current mode is used to draw attention to some kind of special dependence on currents as signals. Researchers have demonstrated that the major consumers of this power are global buses, clock distribution networks (CDNs), and synchronous signals in general. In addition to power, interconnect delay poses a major obstacle to high-frequency operation. Technology scaling reduces transistor and local interconnect delay while increasing global interconnect delay. Previous CM schemes have been used for commonly, off chip signals. Standard logic signals, however, have remained VM to benefit from the low static power of CMOS logic. Portable electronic devices require long battery life which is obtained by utilizing low power components. Major consumers of the power are global buses, clock distribution networks (CDNs), and synchronous signals in general. The clock distribution network consumes considerable amount of power in synchronous digital systems.

The CDN's delivers the clock signal. It is the Important part of synchronous circuits to ensure the availability of the clock signal at each flip flops across the integrated circuit. Consumes large amount of total power in synchronous system Gate diffusion input (GDI) a new technique of low-power digital combinatorial circuit design is described. This technique allows reducing power consumption, propagation delay, and area of digital circuits while maintaining low complexity of logic design. Performance comparison with traditional CMOS and various pass-transistor logic design techniques is presented.

Sasikala.C PG scholar, Department of Electronics and Communication Engineering, Ranganathan engineering college, Coimbatore, Tamilnadu, India ( Email: sasiiece18193@gmail.com)

P.Ramalakshmi, Assistant Professor, Department of Electronics and Communication Engineering, Ranganathan engineering college, Coimbatore, Tamilnadu, India. ( Email: ramalakshmigold@gmail.com)

The different methods are compared with respect to the layout area, number of devices, delay, and power dissipation. Issues like technology compatibility, top-down design, and pre-computing synthesis are discussed, showing advantages and drawbacks of GDI compared to other methods. Several logic circuits have been implemented in various design styles




Fig 1: Clock Distribution Network

Fig1 represents the Conditional capturing system which is used to minimize power at CDNs. In this scheme the GDI technique is used to transmit the clock signal. There is a two receiver circuits are used to get an output with reduced skew. The amplifier based receiver and GDI receiver. Buffer is used as an interconnect model in this system.

S. NO	TITLE	DESCRIPTION
1	Low swing on-chip signaling techniques: Effectiveness and robustness[2].	This paper reviews a number of low-swing on-chip interconnect schemes and presents a thorough analysis of their effectiveness and limitations, especially on energy efficiency and signal integrity.
2	Physical design of a fourth-generation powerghz microprocessor [3].	The fourth-generation POWER processor chip contains 170M transistors and includes 2 microprocessor cores, shared L2, directory for an off-chip L3, and all logic needed to interconnect multiple chips to form an SMP.
3	Analytical modeling and characterization of deep-sub micrometer interconnect [4].	An approach to measuring femto-Farad level wiring capacitances is presented that is based on the concept of supplying and removing charge with active device.
4	High speed current-mode Signaling circuits for on-chip interconnects [5].	This paper presents three current-mode circuits for high-speed signal propagation across long on-chip busses.

5	Revisiting automated physical Synthesis of high-performance clock networks [6].	High-performance clock distribution has been a challenge for nearly three decades. During this time, clock synthesis tools and algorithms have strove to address a myriad of important issues helping designers to create faster, more reliable, and more power efficient chips.
6	An MOS current mode logic (MCML) circuit for low-power sub-GHz processors [7].	MOS Current Mode Logic (MCML) is one of the most promising logic style to counteract power analysis attacks. Unfortunately, the static power consumption of MCML standard cells is significantly higher compared to equivalent functions implemented using static CMOS logic.
7	Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's[8].	The speed of VLSI chips is increasingly limited by signal delay in long interconnect lines. A simple analysis shows that major speed improvements are possible when using current-mode rather than conventional voltage-mode signal transporting techniques.
8	A variation tolerant current-mode signaling scheme for on-chip interconnects[9].	Current-mode signaling (CMS) with dynamic overdriving is one of the most promising schemes for high-speed low-power communication over long on-chip interconnects.
9	A low power Current-mode clock distribution scheme for multi-GHz NoC based SoCs[10].	Performance of System-on-Chips (SoC) is limited by rising delays and noise in buses and point-to-point interconnects. This also has a profound impact on the clock distribution network.
10	A low-power low-skew current-mode clock distribution network in 90 nm CMOS technology[11]	A current-mode clock distribution network (CM-CDN) for low-power low-skew on-chip clock distribution is presented in this paper. A novel low-power current-mode receiver circuit with common-mode correction for the CM-CDN is also presented.

[4] D. Sylvester and C. Hu, "Analytical modeling and characterization of deep-submicrometer interconnect," Proc. IEEE, vol. 89, no. 5, pp. 634–664, May 2001.

[5] A. Katoch, H. Veendrick, and E. Seevinck, "High speed current-mode signaling circuits for on-chip interconnects," in Proc. ISCAS, May 2005, pp. 4138–4141.

[6] M. R. Guthaus, G. Wilke, and R. Reis, "Revisiting automated physical synthesis of high-performance clock networks," ACM Trans. Design Autom. Electron. Syst., vol. 18, no. 2, pp. 31:1–31:27, Apr. 2013.

[7] M. Yamashina and H. Yamada, "An MOS current mode logic (MCML) circuit for low-power sub-GHz processors," IEICE Trans. Electron., vol. E75-C, no. 10, pp. 1181–1187, 1992.

[8] E. Seevinck, P. J. V. Beers, and H. Ontrop, "Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's," J. Solid-State Circuits, vol. 26, no. 4, pp. 525–536, Apr. 1991.

[9] M. Dave, M. Jain, S. Baghini, and D. Sharma, "A variation tolerant current-mode signaling scheme for on-chip interconnects," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. PP, no. 99, pp. 1–12, Jan. 2012.

[10] F. Yuan, Cmos Current-Mode Circuits for Data Communications. New York: Springer, Apr. 2007.

[11] A. Narasimhan, S. Divekar, P. Elakkumanan, and R. Sridhar, "A low power current-mode clock distribution scheme for multi-GHz NoC based SoCs," in Proc. 18th Int. Conf. VLSI Design, Jan. 2005, pp. 130–135.

## II. CONCLUSION

The further work in this paper is the Conditional Data Mapping Flip flop will be adds with Gate diffusion input. Then the proposing technique is much helpful for skew and latency reductions with more efficient way. Automatically the power may be reduced.

## REFERENCES

[1] [https://en.wikipedia.org/wiki/lowPower\\_distribution](https://en.wikipedia.org/wiki/lowPower_distribution).

[2] H. Zhang, G. Varghese, and J. M. Rabaey, "Low swing on-chip signaling techniques: Effectiveness and robustness," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, no. 3, pp. 264–272, Jun. 2000.

[3] C. Anderson, J. Petrovick, J. Keaty, J. Warnock, G. Nussbaum, J. Tendler, C. Carter, S. Chu, J. Clabes, J. DiLullo, P. Dudley, P. Harvey, B. Krauter, J. LeBlanc, P.-F. Lu, B. McCredie, G. Plum, P. Restle, S. Runyon, M. Scheuermann, S. Schmidt, J. Wagoner, R. Weiss, S. Weitzel, and B. Zoric, "Physical design of a fourth-generation power ghz microprocessor," in Proc. ISSCC, Feb. 2001, pp. 232–233.